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Abstract 
A number of input read-modes of Turing machines have appeared in the literature. To investi- 
gate the differences among these input read-modes, we study log-time alternating Turing machines 
of constant alternations. For each fixed integer k> 1 and for each read-mode, a precise circuit 
characterization is established for log-time alternating Turing machines of k alternations, which 
is a nontrivial refinement of Ruzzo’s circuit characterization of alternating Turing machines. 
These circuit characterizations indicate clearly the differences among the input read-modes. Com- 
plete languages in strong sense for each level of the log-time hierarchy are presented, refining 
a result by Buss. An application of these results to computational optimization problems is 
described. 
1. Introduction 
Sublinear-time alternating Turing machines have proved to be a very useful compu- 
tational model. In particular, the important parallel complexity classes NCk and ACk 
can be characterized by sublinear-time alternating Turing machines [2 1, 131. To make 
sublinear-time Turing machines meaningful, we allow a Turing machine to have a 
random access input tape plus a read-write input address tape, such that the Turing 
machine has access to the bit of the input tape denoted by the contents of the input 
address tape. 
A number of input read-modes for sublinear-time alternating Turing machines have 
appeared in the literature. The standard input read-mode introduced by Chandra et al. 
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[ 1 l] allows a computation path of an O(log n)-time alternating Turing machine to read 
up to O(logn) input bits. Ruzzo [21] proposed an input read-mode in which each 
computation path can read at most one input bit and the reading must be performed at 
the end of the path. An input read-mode studied by Sipser [22] insists that the input 
address tape be always reset to blank after each input reading so that each input reading 
takes time Qlogn). Another interesting input read-mode was proposed on RAM by 
Aggarwal et al. [23, the Hierarchical Memory with Block Transfer, in which access 
to location i takes time log i and consecutive locations can be read one unit of time 
per bit after the initial access time. 
It can be shown that the popular complexity classes such as NCk for k > 1 and AC& 
for k 30 remain the same for all these input read-modes of alternating Turing machines. 
To investigate the differences among these input read-modes, we study O(logn)-time 
alternating Turing machines of k alternations under each input read-mode, for each 
fixed integer k. We first show that all input-readings except those in the last phase 
of each computation path of an alternating Turing machine can be eliminated without 
increasing the number of alternations, and that any alternating Turing machine of k 
alternations can be simulated by an alternating Turing machine of k + 1 alternations 
in which each computation path reads at most one input bit. These improve a result 
by Ruzzo [21] who shows that an alternating Turing machine can be converted to 
one in which each computation path reads at most one input bit with the number 
of alternations at most doubled, as well as a result by Boppana and Sipser [4] that 
the input-readings of a computation path can be postponed to the last phase without 
increasing the number of alternations. 
We then study the relationship between uniform circuit families and alternating Tur- 
ing machines under different input read-mode. For each of the four input read-modes 
and for each integer k 2 1, we establish a precise circuit characterization for O(log n)- 
time alternating Turing machines of k alternations. Our results are a refinement of 
Ruzzo’s circuit characterization of alternating Turing machines [21] as well as a re- 
finment of a theorem by Buss et al. [7], who showed the equivalence of O(log n)- 
time alternating Turing machines of constant alternations and uniform families of cir- 
cuits of constant depth. Our circuit characterizations indicate clearly the differences 
among these input read-modes. Moreover, these characterizations give directly natu- 
ral complete languages in strong sense for each level of the LOGTIME hierarchy, 
refining Buss’ result [5] that the Boolean sentence value problem is complete for 
ALOGTIME. 
We point out that our results are not just routine extensions of Ruzzo’s results [21] 
or Buss’ results [5]. In fact, Ruzzo’s construction and Buss’ construction are tolerant of 
constant number of additional alternations and/or circuit levels, while a precise circuit 
characterization of O(logn)-time alternating Turing machines of k alternations requires 
a strict preservation on the number of alternations and circuit levels, which demands 
new techniques and more careful analysis. 
Another motivation of the present study on alternating Turing machines of con- 
stant alternations i from our research in computational optimizations. NP-optimization 
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problems definable by first-order formula with constant number of quantifiers have been 
studied recently [17, 181. In particular, the class MAX SNP is based on first-order for- 
mula with a single quantifier [19]. Furthermore, based on small depth circuits, Downey 
and Fellows [14] have introduced a W-hierarchy to capture the fixed-parameter in- 
tractability of parameterized problems. Our circuit characterizations of O(log n)-time 
alternating Turing machines of constant alternations enable us to prove that many im- 
portant NP-hard optimization problems, such as Independent-Set and Dominating-Set, 
are fixed-parameter tractable if and only if a polynomial-time deterministic Turing 
machine can simulate an O(logn)-time alternating Turing machine of constant alterna- 
tions enhanced by the extra ability of guessing a string of length larger than @(log n) 
L&91. 
We briefly review the fundamentals related to the present paper. For further discus- 
sion on the theory of circuit complexity and alternating Turing machines, the reader 
is referred to [4, 11, 13,211. For recent development in the theory of the LOGTIME 
hierarchy, the reader is referred to [3,5,7]. 
An (unbounded fan-in) Boolean circuit R,, with input x = ~1x2. . .x,, of length n is a 
directed acyclic graph. The nodes of in-degree 0 are called inputs and are labeled from 
the set (0, l,xr,Xi , . . . ,x,,,Tn}. The nodes of in-degree greater than 0 are called gates 
and are labeled either AND or OR. One of the nodes is designated the output node. The 
size is the number of gates, and the depth is the maximum distance from an input to 
the output. Each node in a circuit of size s has a unique node name that is a string of 
length O(1og.s). Without loss of generality, we assume the circuits are of the special 
form where all AND and OR gates are organized into alternating levels with edges only 
between adjacent levels. Any circuit may be converted to one of this form without 
increasing the depth and by at most squaring the size [12]. In this special form, the 
gates that are connected to input nodes will be called gates at the input level. A family 
of circuits is a sequence {cY., 1n 2 1) of circuits, where c(, is with input of length n. A 
family of circuits may be used to define a language. 
An O(1og n)-time alternating Turing machine (log-time ATM) is defined as an 
extension of the O(logn)-time deterministic Turing machines in the usual way [ 111. 
Given an input, the computation of a log-time ATM A4 can be represented by an A-V 
tree. Each computation path in the A-V tree can be divided into phases, which are the 
maximal subpaths in which A4 does not make alternations. The first configuration in 
each phase is called an alternation (configuration). In particular, the starting configu- 
ration of M is always an alternation. An alternation configuration f is called an ith 
alternation configuration if the computation path of M from the root to f in the A-V 
tree makes exactly i alternations. 
The uniformity of circuit families we adopt is originally by Ruzzo [21]. 
Definition (Ruzzo [21]). For a circuit family {a, / na l}, the direct connection lan- 
guage LDC is given by the set of 3-tuples (n,g, y), where n is in binary, g E (0, l}*, 
and y E {x1,X1,..., x,,X,,O,I,AND,OR} U {O,l}* such that if y E {O,l}* then y is an 
input to g in the circuit cr,,; otherwise, y is g’s label in a,. 
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Definition (Ruzzo [21]). A circuit family {a, ( n 2 1) is UD-uniform if its direct con- 
nection language LDC can be recognized by a linear-time deterministic Turing machine 
M (i.e., the running time of A4 on (n,g, y) is bounded by O(logn)). 
2. Input read-modes of log-time ATMs 
In the standard model of alternating Turing machines defined by Chandra et al. [ 111, 
the input address tape is not erased after each input reading so that the contents on the 
tape may be used for reading other input bits. It can be easily seen that a computation 
path of a log-time ATM M can read up to @(log n) input bits. For example, the log- 
time ATM A4 first writes down a string of logn O’s on the input address tape, then 
loops logn times such that in the ith time of the loop, M changes the ith bit on the 
input address tape from 0 to 1 then queries the input tape. 
Ruzzo [21] proposed a simpler model in which each computation path of an alter- 
nating Turing machine can read at most one input bit and the input reading must be 
performed at the end of the path. 
In the study of lower bounds on the complexity of small depth circuits, Sipser [22] 
proposed a log-time ATM model in which input address tape is always reset to blank 
after each input reading. Since an address consists of [logn] bits, each computation 
path of a log-time ATM under Sipser’s model can read at most constant number of 
input bits. This motivates the following definition. 
Definition. A (partial) computation path p of a log-time ATM is of read-mode 9 if 
at most one input bit is read by p and the reading must be performed at the end of 
p; the path p is of read-mode 9, if at most c input bits are read by p; and the path 
p is of read-mode 42 if there is no restriction on input reading. 
We say that a log-time ATM M is of read-mode W (resp. YC, 42) (in the whole 
computation) if every computation path of M on any input is of read-mode W (resp. 
90 @). 
Another interesting input read-mode, the Hierarchical Memory with Block Transfer, 
was proposed on RAM by Aggarwal et al. [2], in which the access to location i takes 
time log i and consecutive locations can be read one unit of time per bit after the 
initial access time. It has been argued that this model is more realistic for modeling 
the computations of a real computer [2]. 
The Hierarchical Memory with Block Transfer can be directly implemented on Tur- 
ing machines by the following definition. 
Definition. A log-time ATM M with a head relocation tape is a standard log-time 
ATM (without the input address tape) plus a read-write head relocation tape, such 
that in a single step, the input tape head of M can be either moved one position to the 
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left or right, or relocated to the position whose address is specified by the contents of 
the head relocation tape, which is reset to blank after each relocation. 
Define e(n) to be the smallest integer of form 2’ such that 2’2 logn. Note that 
logndd(n) < 2 logn. 
A string x = ~1x2.. .n,, of length n can be partitioned into [n//(n)] segments of 
length e(n). These segments will be called the e-blocks of x. The ith e-block consists 
of the substring of x from the ((i - l)e(n) + 1)st character to the (ie(n))th character 
(the last e-block may contain less than e(n) characters). 
Since each input address has length [log nl, each relocation of the input tape head 
takes time R(logn). Moreover, sequential moving the input tape head through 
an L-block of the input also takes time 0(/(n)) = R(logn). Therefore, a log- 
time ATM M with a head relocation tape can read input bits from at most con- 
stant number of /-blocks. Motivated by this observation, we introduce the following 
definition. 
Definition. A computation path of a log-time ATM M with a head relocation tape is 
of read-mode BB, if it reads input from at most c &-blocks. A log-time ATM M is of 
read-mode BC if M is with a head relocation tape and every computation path of M 
on any input is of read-mode &JC. 
We now introduce I7- and C-circuits, and Il- and C-LOGTIME ATMs based on 
different input read-mode. Most of the results in the present paper made regarding 
n-circuits and fl-LOGTIME ATMs have a natural dual form for C-circuits and C- 
LOGTIME ATMs by exchanging AND and OR and by exchanging A and V. To avoid 
continual repetition we omit this dual form where obvious. 
Definition. A IIF-LOGTIME ATM (resp. nf-, II:-, IlF-LOGTIME ATM) is a 
log-time ATM of read-mode Y, (resp. R, %!, &Y’,) that makes at most k alternations 
and must begin with A states. 
By the definitions, read-mode 6% is a special form of read-mode Y,. It is also easy 
to see that read-mode $FC can be simulated by read-mode gC: simply let the head 
relocation tape of the read-mode aC simulate the input address tape of the read-mode 
9,. To study the relationship between read-mode ~33~ and read-mode %, we first prove 
the following lemma. 
Lemma 2.1. An O(logn)-time deterministic Turing machine D of read-mode uli can 
read logn consecutive bits from the input. 
Proof. After initializing the input address tape, the deterministic Turing machine D 
of read-mode % counts logn using the input address tape as a counter. After each 
increasing of the counter, the machine D queries the input tape. Since it takes O(log n) 
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time to initialize the input address tape and a binary counter can count logn numbers 
in time O(logn), we conclude that the running time of D is bounded by 
O(logn). 0 
Theorem 2.2. For all integers k,c> 1, a IZf -LOGTIME ATM M can be simulated 
by a II:-LOGTIME ATM M’. 
Proof. The UT-LOGTIME ATM M’ simulates the IIF-LOGTIME ATM M as fol- 
lows. Inductively, suppose that the machine A4 has read input bits from e-blocks 
B1,... , Bd of the input, where 0 <d d c. The machine M’ has a work tape T to keep 
these e-blocks such that consecutive z!-blocks in the input tape are kept consecutive 
in the work tape T. The machine M’ uses the work tape T to simulate the sequential 
moves of the input tape of M. If the input tape head of M is sequentially moving 
to a position b that is not contained in the e-blocks B,, . . . ,Bd (this can be easily 
tested since the work tape T of M’ is simulating the input tape of M), the machine 
M’ copies the whole e-block of the input that contains the position b and inserts it 
into the work tape T in a proper place so that consecutive d-blocks are kept con- 
secutive in the tape T. By Lemma 2.1, and since d is bounded by the constant c, 
the above operations can be done in deterministic O(logn) time. If the input tape 
head of M is relocated to a position b, then the machine M’ first checks whether the 
relocated position b is within the e-blocks B1, . . . , Bd. If so, the machine M’ sequen- 
tially moves the tape head of T to the proper position and continues simulating M. 
If the relocated position b is not contained in the e-blocks B,, . . . , Bd, then M’ copies 
the whole e-block from the input tape that contains the position b and inserts it to 
the work tape T in a proper place. Again, this process can be done in deterministic 
0( log n ) time. 
Since the machine M can read from at most c e-blocks of the input tape and can 
make at most constant number of relocations, we conclude that the machine M’ spends 
at most O(log n) extra time in simulating the input reading of M. Thus, M’ is O(log n) 
time bounded. 0 
To relate log-time ATMs to uniform circuit families, the following notations intro- 
duced by Boppana and Sipser [4] will be especially convenient in our discussion. 
Definition (Boppana and Sipser [4]). A circuit u is called a U;-circuit if there are a 
total of at most s gates organized into at most k levels with an AND-gate at the output. 
A circuit CI is called a IZY-circuit if there are a total of at most s gates organized into 
at most k i- 1 levels with an AND-gate at the output and gates of fan-in at most c at 
the input level. 
A family {a, 1 n > 1) of circuits is said to be a IIr’y-family (resp. @“““-family) 
if there is a polynomial p such that for all n > 1, u, is a II?)-circuit (resp. D[(n),c- 
circuit). 
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3. Simple log-time ATMs 
Definition. A log-time ATM M is simple if it satisfies the following conditions: 
1. no phases except the last phase of any computation path of M read the input; 
2. for each input length n, the structure of the A-V tree of M and the set of input 
variables read by each computation path in the A-V tree are independent of the contents 
of the input; and 
3. the last phase of each computation path of M is a deterministic computation of 
a simple function of form either Af=,zi or Vf=, z,, where zi is either an input variable 
Xh, or its negation, for 1 <id 1. 
We remark that the last phase of a computation path of a simple ATM may compute 
a function of form xi V Xl or xi A Xl. In this case, the last phase is actually a direct 
“accept” or “reject” decision independent of the contents of the input. 
By definitions, a log-time ATM of read-mode 9 is a simple ATM. 
We say that a log-time ATM M is of read-mode B (resp. Ypc, BC, $2) in the last 
phase if for every computation path of M on any input, the last phase is of read-mode 
C?Z (resp. Y,, 9YC, %). 
The following theorem claims that only the read-mode of the last phase of a log-time 
ATM affects the read-mode of the machine. 
Theorem 3.1. For any log-time ATM M of k alternations, there is a simple log-time 
ATM M’ of k alternations accepting the same language such that M and M’ have 
the same read-mode in the last phase, and that M and M’ begin with the same type 
of branching on each input. 
Proof. The log-time ATM M’ operates by simulating the log-time ATM M in the 
following way. Let p be a phase of a computation path of M. The machine M’ 
simulates M on p step by step except that it guesses the answer whenever M reads 
the input. The guesses are made with the same type of branching (A or V) as in 
the phase p. Suppose that at end of the simulation of p when M is about to make 
an alternation or stop, the machine M’ has made guesses gi, . . , g,. Note that I can 
be of order logn, therefore, it may not be possible for M’ to record all addresses 
of these input bits. Instead, M’ remembers the branching history in the phase p, and 
reproduces these addresses in deterministic O(logn) time by simulating M on p after 
all nondeterministic branches in the phase have been made. 
If p is not the last phase of a computation path of M, then M’ makes I+ 1 branches 
that have the type of branching different from that of p, with one branch simulating the 
computation of M after the phase p and the other 1 branches checking the correctness 
of the 1 guesses gr,..., gl. If p is of branching type A, then the branch checking the 
guess gi accepts if the guess is incorrect otherwise rejects. If p is of branching type V, 
then the branch checking the guess gi accepts if the guess is correct otherwise rejects. 
Fig. 1 illustrates the simulation of M by M’ on phase p. 
40 L. Cai, J. ChenlTheoretical Computer Science 148 (1995) 33-55 
(a) p is an AND-phase (b) p is an OR-phase 
Fig. 1. Simulating M by M’ 
If p is the last phase of a computation path of M, then M’ deterministically checks 
the correctness of the guesses gt, . . . , 91. If p is an A-phase, then M’ accepts if and 
only if either M accepts or some guess is incorrect; if p is an V-phase, then M’ accepts 
if and only if M accepts and all guesses are correct. 
Observe that all computation paths of M’ used to simulate the phase p are spoiled 
except the one that made all correct guesses. Therefore, M’ correctly simulates the 
computation of M. It is also easy to see that M’ makes at most k alternations, that M 
and M’ begin with the same type of branching on each input, and that the machines 
M and M’ have the same read-mode in the last phase. 
Now we show that the log-time ATM M’ is simple. 
1. It follows from the construction of M’ that no phases except the last phases of 
M’ read the input. 
2. Each computation path of M’ is associated with a set of guesses gt, . . . , gl, which 
are made before any actual input reading is performed. Moreover, the input readings are 
all performed deterministically based on these guesses and after all nondeterministic 
branches have been made. Therefore, the structure of the A-V tree of M’ on input 
length n and the set of input variables read by each computation path of the A-V tree 
are independent of the contents of the input. 
3. Finally, suppose that on simulating a last phase p of M, the machine M’ has 
made guesses gt , . . . , gl. If p is an A phase, then M’ accepts if and only if either p 
accepts or some guess is incorrect. Thus the corresponding last phase of M’ either is 
a direct “accept” decision independent of the contents of the input (when p accepts), 
or computes vf=, zi, where zi = xh, (resp. Zi = xh,) if the guess gi is “xh, = 0” (resp. 
“Xh, = l”), for 1 <i < 1. Similarly, if the last phase p of M is an V-phase, then the 
corresponding last phase of M’ either is a direct “reject” decision independent of the 
contents of the input (when p rejects) or computes r\:=, Zi, where Zi = xh, (resp. 
zi = &) if the guess gi is “q = 1” (resp. “.%&, = U’), for 1 <id E. 
This completes the proof. 0 
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Corollary 3.2. For any log-time ATM M of k alternations, there is a log-time ATM 
M” of k + 1 alternations and read-mode 2 such that M” accepts the same language, 
and that M and M” begin with the same type of branching on each input. 
Proof. By Theorem 3.1, we can assume that the log-time ATM M is a simple log- 
time ATM. Thus, M has a fixed A-V tree T for each input length n, in which no 
phases except last phases read the input, and each last phase either is a direct “ac- 
cept/reject” decision independent of the contents of the input, or computes a function of 
form either /\I=, zi or Vf=, zi that is also invariant to the contents of the input, where 
z, is either an input variable or its negation. Therefore, each last phase in the A-V 
tree T of M can be easily simulated by a log-time ATM of 1 alternation and read- 
mode 9. The resulting log-time ATM M” is of k + 1 alternations and read- 
mode .%Y?. 0 
The following fact has been proved in Corollary 3.2 and will be used in the latter 
discussions. 
Remark 3.1. Suppose that the log-time ATM M in Corollary 3.2 is a simple log-time 
ATM. Then for each input length n, there is a one-to-one correspondence between the 
set of computation paths of the A-V tree T of M and the set of (k + I)st alternation 
configurations in the A-V tree T” of M” (note that both A-V trees T and T” have 
structure independent of the contents of the input), such that for each computation path 
p of T, the subtree rooted at the corresponding (k + 1)st alternation configuration of 
T” implements the function computed by the last phase of p. 
We point out that Theorem 3.1 and Corollary 3.2 are improvements on previously 
known results. Ruzzo [21] described a method to convert an alternating Turing machine 
M of read-mode @ into one M’ of read-mode 9, in which the number of alternations 
can be as many as twice of the number of input bits read along a computation path of 
M (a more careful implementation of Ruzzo’s method may make M’ at most double 
the number of alternations of M). Boppana and Sipser [4] proposed a different method 
so that the number of alternations of the simulating machine M’ is the same as that 
of the simulated machine M. However, the read-mode of their simulating machine M’ 
in the last phase is equal to the read-mode of the simulated machine M in the whole 
computation. (Note that M may have read-mode 22 in the whole computation but have 
read-mode 9 in the last phase.) 
4. LOGTIME ATMs of read-mode 1% 
In this section, we establish a precise circuit characterization for the standard log- 
time ATMs of k alternations introduced by Chandra et al. [l 11, in which there is 
no restriction on input reading. Recall that a IIF-LOGTIME ATM M is a log-time 
ATM of read-mode & that makes at most k alternations and must begin with A states. 
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We show that Uf-LOGTIME ATMs are precisely the ZI~‘Y’o(‘og”)-families of circuits 
under a proper uniformity condition. 
A Turing machine with a random access output tape is a standard Turing machine 
with a random access output tape plus an output address tape, such that the Turing 
machine can write a bit on the output tape whose position is specified by the output 
address tape. 
To output a string, the Turing machine should use two special symbols “[” and “I” to 
specify the boundaries of the output string. Every blank cell within the boundaries will 
be automatically converted into a special symbol “Ll”. Therefore, the Turing machine 
with a random access output tape computes a function from C* to (C U {U}}“, where 
C is a fixed alphabet set. 
Definition. A set S of depth-l circuits is computed by a Turing machine A4 with a 
random access output tape if given the output gate g of a circuit clg in S, the machine 
M outputs a tuple (tg,sg) such that ts E {AND,• R} is the gate type of g, and that 
sg E (0, 1,~)” such that the ith bit of sg is 1 (resp. 0) if and only if xi (resp. Xi) is 
an input of g in ag. 
Let c1 be an arbitrary circuit. A circuit /? is a depth-l subcircuit of u if /I consists of 
a gate g at the input level of CI and all input nodes that are inputs to g in c( (together 
with all the connections between these input nodes and the gate g in IX). 
Definition. A circuit family F = {un 1 n 2 1) is U;-uniform if F is (ID-uniform and 
the set of depth-l subcircuits of the circuits in F is computed by a linear-time deter- 
ministic Turing machine M with a random access output tape (i.e., the running time 
of A4 on a gate of CC,, is bounded by O(logn)). 
We remark that if a circuit family F = {a, 1 n 2 1) is Ui-uniform then the fan- 
in of the gates at the input level of the circuit a, must be bounded by 
O(log n). 
We make a few conventions here. An alternating Turing machine M guesses in an 
A-phase (resp. V-phase) by making A-branches (resp. V-branches). M terminates in 
an A-phase (resp. V-phase) if M accepts (resp. rejects). The levels of a circuit of 
depth k are numbered from 1 to k + 1, with the output gate at level 1 and input nodes 
at level k + 1. 
Lemma 4.1. If a language L is accepted by a UA-uniform Ilf$‘-family F = {a, 1 n k I} 
of circuits, then L is accepted by a IIF-LOGTIME ATM M. 
Proof. Let Di be the linear-time deterministic Turing machine that accepts the direct 
connection language LDC of the circuit family F, and let 02 be the linear-time deter- 
ministic Turing machine with a random access output tape that computes the depth-l 
subcircuits of the circuits in F. 
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The JIF-LOGTIME ATM A4 on input x of length n starts with an A-state and 
guesses the output gate of a,. Note that the output gate of a, is an AND-gate. In 
general, suppose that at the beginning of the ith phase, which is an A-phase (resp. V- 
phase), where i < k, M is with an AND-gate (resp. OR-gate) q at level i of the circuit 
a,, and needs to evaluate g, A4 guesses an input q’ of g and checks the membership 
of the tuple (n,g,g’) in the direct connection language LDC by calling the linear- 
time deterministic Turing machine Di. If the guess is incorrect, A4 simply terminates. 
Otherwise, A4 makes an alternation with the gate g’, and recursively evaluates the gate 
g’. Note that all terminated computation paths will have no effect on evaluation of the 
gate 9. 
At the beginning of the kth phase when A4 is with a gate q at level k, M first 
guesses a gate g’ at the input level (which is the (k + 1)st level) of LX, such that 
g’ is an input to g. With a correct guess q’, M simulates the linear-time deter- 
ministic Turing machine 02 on input g’ to compute the depth-l subcircuit of x, 
with g’ as its output gate. The input address tape of A4 simulates the output ad- 
dress tape of 02 precisely so that whenever 02 is to write a bit on the output tape, 
M can read the corresponding input bit from the input tape. Therefore, the gate g’ 
can be evaluated by A4 in deterministic O(logn) time, and the machine M makes at 
most k alternations. Thus, the machine A4 is a UL’-LOGTIME ATM that accepts the 
language L. 0 
The converse of Lemma 4.1 can also be proved with a careful analysis on the 
uniformity of the circuit families. 
Lemma 4.2. If a language L E (0, 1)’ is accepted by a simple IIf‘-LOGTIME ATM 
M, then L is accepted by a UG-uniform IZp:y-family F = {a,, 1 n 3 1) of circuits. 
Proof. By Corollary 3.2, L is also accepted by a Df+,-LOGTIME ATM M”. Since 
M” is of read-mode 9, for each input length n, the structure of the A-V tree of M” is 
independent of the contents of the input. Thus, the circuit a,, can be constructed from 
the A\.-V tree of M” on input length n. 
Formally, for 1 d i d k + 1, each gate at level i of the circuit a, corresponds to an 
ith alternation configuration in the A-V tree of M”, and each input node of the circuit 
a, corresponds to a leaf of the A-V tree of M”. There is an edge from a node g 
at level i + 1 to a node q’ at level i if there is a path in the A-V tree of M” from 
the configuration corresponding to the node g’ to the configuration corresponding to 
the node g. A gate in a,, is labeled AND (resp. OR) if the corresponding configuration 
is in an A state (resp. V state). We label an input node in a,, by 1 (resp. by 0) if 
the computation path to the corresponding leaf in the A-V tree of M” makes a direct 
“accept” decision (resp. “reject” decision) in its last phase independent of the contents 
of the input; and we label an input node by xi (resp. Xi) if the computation path to 
the corresponding leaf in the A-V tree of M” accepts in its last phase if and only if 
Xi = 1 (resp. X; = 0). 
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It is straightforward to verify by induction that on an input x, a gate in 01, gets value 
1 if and only if the corresponding configuration in the A-V tree of M” accepts. It is 
also clear that the circuit ~1, has depth k + 1. 
What remains is to show that the circuit family F = {cr, 1 n 2 1) is U;-uniform. For 
this we may assume, without loss of generality, that the log-time ATM M” records 
the branching history in each configuration. Thus, a gate of the circuit 01, can use the 
contents of the corresponding configuration of M” as its gate name. Given a tuple 
(n,g,g’), we can simulate the machine M” in deterministic O(logn) time, starting 
from the configuration corresponding to the gate g and following the branching history 
recorded in the gate name g’, to see if g’ corresponds to a next alternation configuration. 
The label of each gate of c(, can be determined trivially by looking at the corresponding 
configuration, Thus, the circuit family F is Uo-uniform. 
Now we show that the set of depth-l subcircuits of the circuits in F is computed 
by a linear-time deterministic Turing machine D with a random access output tape. 
Since M is a simple log-time ATM and M” is of read-mode .9Z, for each input 
length n, the A-V tree T of A4 and the A-V tree T” of M” are independent of the 
contents of the input. By Remark 3.1, there is a one-to-one correspondence between the 
set of computation paths in the A-V tree T of M and the set of (k + 1)st alternation 
configurations in the A-V tree T” of M” such that for each computation Rath p 
of T, the subtree rooted at the corresponding (k + 1)st alternation configuration of T” 
implements the function computed by the last phase of p. Therefore, by the construction 
of the circuit CI,, each gate g at the input level of the circuit ~1, corresponds to a unique 
computation path ps of M such that the depth-l subcircuit ps in tx,, with g as its output 
gate implements the function computed by the last phase of the path ps of M. Thus, 
the linear-time deterministic Turing machine D with a random access output tape can 
compute the depth-l subcircuit & by simulating M on the last phase of the path pg. 
The tape head move on the output address tape of D is exactly the same as the tape 
head move on the input address tape of M. Whenever M reads the ith bit in the input 
tape, the machine D immediately writes a proper bit value on the ith position of the 
output tape (note that M knows exactly which of xi and Xi is needed). Therefore, at 
the end of the simulation of the last phase of the path ps of M, the deterministic 
Turing machine D has correctly printed a string sg on its output tape such that the ith 
bit of sg is 1 (resp. 0) if and only if xi (resp. Xi) is an input of the gate g in the 
circuit cr,. 
This completes the proof that the circuit family F is Ui-uniform. 0 
Again, we remark on a fact that has been proved in Lemma 4.2 and will be used 
in latter discussions. 
Remark 4.1. In Lemma 4.2 for each input length n, there is a one-to-one correspon- 
dence between the set of computation paths of the simple n:-LOGTIME ATM M and 
the set of gates at the input level of the circuit a,: for each computation path p of M, 
there is a unique gate gP at the input level of a, such that the depth-l subcircuit of 
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CC,, with gP as its output gate implements the function computed by the last phase of 
the path p. 
Buss [5] has observed that if a language L is accepted by a IIF-LOGTIME ATM, 
then I, is also accepted by a flk+, PO’Y-family of circuits. Our Lemmas 4.1 and 4.2 give a 
more precise circuit characterization of ZIF-LOGTIME ATMs. 
Theorem 4.3. A language L E (0, l}* is accepted by a IIF-LOGTIME ATM if and 
only if L is accepted by a U;-uniform Il,P”,!r-family of circuits. 
Proof. The (=+) direction follows from Theorem 3.1 and Lemma 4.2, while the (+) 
direction follows from Lemma 4.1. 0 
5. LOGTIME ATMs of read-mode gc 
We now consider the log-time ATMs with a head relocation tape. As we pointed out 
before, the Turing machine with a head relocation tape is a Turing machine version of 
the Hierarchical Memory with Block Transfer model on RAM introduced by Aggarwal 
et al. [2]. Recall that a IIF-LOGTIME ATM M is a log-time ATM of read-mode 
Bw, that makes at most k alternations and must begin with A states. 
Let x = ~1x2. . ‘x,, be a string of n boolean variables. A specimen of an e-block 
Xqn)t I .X(i+l)~(~) of X is a string YiQn)+l . . . y(i+l)~~), where yi is either xj or X,, for 
it(n) + 1 <j<(i + l)/(n). 
Definition. A family F = {a, / n 2 1) of circuits is called a IIPo’Y’B’-family of circuits 
if there is a polynomial p such that for all n > 1, a, is a ‘i nf ‘)” @)-circuit in which 
the inputs of each gate at the input level can be partitioned into exactly c groups such 
that each group is a specimen of an e-block of ~1x2 . . .x,. 
We remark that in each circuit CC, in the nk p”‘y,Bc-family, we assume a set of special 
3-tuples in its direct connection language LDC as follows. Suppose that a specimen z 
of the rth e-block is in the inputs of a gate g at the input level of a,, then (n,g,r~) E 
LDC, where a, E {O,l} @) indicates the specimen z such that the jth variable in the 
rth e-block takes negation in z if and only if the jth bit of u, is 0. 
Lemma 5.1. For each integer c> 1, if a language L is accepted by a UD-uniform 
17~‘Y~Bc;family F = { 1 ~1, n> l} of circuits, then L is accepted by a IlF-LOGTIME 
ATM M. 
Proof. The n?-LOGTIME ATM M on input x of length n simulates the circuit CC, 
in exactly the same way as described in Lemma 4.1 except that at the beginning of 
phase k when the machine M is with a gate g at the input level of M,, where the 
46 L. Cai, J. Chen I Theoretical Computer Science 148 (1995) 33-55 
gate g has c specimens of e-blocks as its inputs, the machine M, without making an 
alternation, guesses c tuples of the form (n, g, TV,). Again, if some guess is incorrect, 
then M terminates. With all c correct guesses, M reads the c /-blocks from the input 
x (this is the only place M reads the input x). Then A4 deterministically evaluates the 
c specimens of L-blocks as well as the gate g. 
It is easy to see that the machine M is a IIF-LOGTIME ATM and accepts the 
language L. 0 
Now we prove the converse of Lemma 5.1. 
Lemma 5.2. For any integers k,c> 1, if a language L E (0, l}* is accepted by a 
IIF-LOGTIME ATM M, then L is accepted by a UD-uniform IIfEO’YYBc-family F’ = 
{zn 1 n B 1) of circuits, 
Proof. By Theorem 3.1, we can assume that the Up-LOGTIME ATM A4 is a simple 
log-time ATM. Without loss of generality, we can assume that each computation path 
of M reads from exactly c 8-blocks of the input. By Lemma 4.2, L is accepted by 
a UG-uniform Ilk+,- p01y family F = {a, 1 n 2 1) of circuits, which is also a Uo-uniform 
nk p”‘y~o(‘ogn)-family of circuits. By Remark 4.1, each gate g at the input level of the 
circuit CI, corresponds to a unique computation path ps of M such that the depth-l 
subcircuit of ~1, with g as its output gate implements the function computed by the last 
phase of the path ps. Since the last phase of each computation path of M reads from 
exactly c /-blocks of the input, the inputs of each gate at the input level of the circuit 
CI, are from exactly c e-blocks of the input. 
We show how to convert the circuit family F = {cln 1 n 2 1) into a II~‘y,Bc-family 
of circuits. A literal is either xi or Xi for some i. 
Let g be a gate at the input level of the circuit a,. Suppose that the inputs of 
g are literals zi, . . . , zl, which are from c 6’-blocks B,, . . . , B, of the input of tl,. Let 
(Sl,..., s,) be a list where Sh is a specimen of the e-block Bh, 1 <h <c. We say that 
the list (~1,. . . , sc) is consistent with the inputs zi , . . . ,zl of the gate g if all literals 
zi, . . . ,ZI appear in the list. Let S, be the set of all lists (~1,. . . ,s,) of specimens that 
are consistent with the inputs zi , . . . ,ZI of the gate g. Note that there are at most 
2ce(n) = no(l) such lists in S,. Consider the following Boolean function: 
if 9 is an *ND gate, 
(1) 
It is easy to verify that for an input x, f(g) has value 1 if and only if the gate g 
in a, has value 1. Moreover, the function f(g) is obviously implemented by a circuit 
6(g) of depth 2, in which the input to each gate at the input level can be partitioned 
into c groups such that each group is a specimen of an e-block of ~1x2. . ‘x,,. Thus, 
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we replace the gate g in the circuit CI, by the circuit 6(g). We do this replacement 
for all gates g at the input level of the circuit x,, and merge the output gate of the 
circuit 6(g) into the gates at level k of the circuit CI,, that receive input from g (they 
have the same gate type). The resulting circuit r, computes the same function as 
the circuit 2, does, has depth k + 1, and the inputs of each gate at the input level 
can be partitioned into c groups such that each group is a specimen of an e-block 
of .x1x2 . . ‘X,. Therefore, the circuit family F’ = {zn 1 n 2 1) is a IZ~‘y,B’-family of 
circuits. 
It remains to show that the circuit family F’ = {TV 1 n 3 l} is Uo-uniform. Since the 
circuit family F’ only differs from the circuit family F = {CL,, 1 n>,n) at the input level, 
and the circuit family F is Uo-uniform, we only need to show that the tuples in the 
direct connection language of F’ related to the gates at the input level of z,, can be 
recognized by a linear-time deterministic Turing machine. Consider the gate g at the 
input level of CI, such that the inputs of g are literals ~1,. . . ,zl. By Eq. (1 ), the gate 
g is replaced by no(‘) gates in r,, each corresponds to a list (~1,. . , s,) of specimens 
of ,&-blocks that is consistent with zl,. . . ,z~. Thus, the names of these gates in z, can 
be encoded by strings (g; ~1,. . ,sc) of length O(log n). Now there is an edge from 
(%Sl,..., s,) to g’ in the circuit r, if and only if there is an edge from g to g’ in the 
circuit r, and (~1,. . , s,) is consistent with the inputs of g. 
Since the circuit family F = {a, 1 n> 1) is (/D-uniform, the connection of g and g’ 
can be verified in deterministic O(logn) time. Moreover, by Remark 4.1, the gate g at 
the input level of CI,, corresponds to a unique computation path pg of the machine M 
such that the depth-l subcircuit of ~1, with g as its output gate implements the function 
computed by the last phase of the path ps. Thus, the inputs of g can be recovered by 
simulating the machine M on the last phase of the path py in deterministic O(log n) 
time, and the consistence of the list (st , . . . , s,) and the inputs of the gate g can be 
verified in deterministic O(logn) time. 
The connections from input nodes to a gate at the input level of r,, can be trivially 
decided because of the above special encoding of the gates at the input level of the 
circuit T,, (recall that these connections are represented by a set of tuples of a special 
form, as explained in the beginning of this section). 0 
The following remark is used in [8]. 
Remark 5.1. Let g be an arbitrary gate at the input level in the circuit Z, in Lemma 5.2 
such that the inputs of g are specimens of the e-blocks B,, . . ,B,. Then there is a 
computation path of the machine M that reads exactly from the &-blocks 
B ,.,..., B,. 
Theorem 5.3. A language L E (0, l}* is accepted by a Ill?-LOGTIME ATM if and 
only if it is accepted by a UD-uniform Il~‘Y~Bc-family of circuits. 
Proof. Follows directly from Lemmas 5.1 and 5.2. 0 
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Recall that every log-time ATM A4 with a head relocation tape can read from at 
most constant number of /-blocks along each computation path. Thus, if M always 
starts with A-states, then M must be a Up-LOGTIME ATM for some constant c. The 
following corollary gives a precise circuit characterization of log-time ATMs with a 
head relocation tape. 
Corollary 5.4. A language L E (0, 1) * is accepted by a log-time ATMM with a head 
relocation tape that makes at most k alternations and always starts with A-states if 
and only tf L is accepted by a Ub-untform IIkpo’y’c -family of circuits for some integer 
c> 1. 
6. Read-mode 9, and read-mode 9 
Recall that Sipser’s model insists that the input address tape be always reset to 
blank after each input reading. Thus, a log-time ATM under Sipser’s model can read 
at most constant number of input bits. Boppana and Sipser [4] have established a 
circuit characterization for nonuniform log-time ATMs under Sipser’s model. Based on 
the techniques developed in the previous sections of this paper, a uniform version of 
the equivalence in a more refined form can be established. Since the proofs are very 
similar to those given in the previous sections, we will omit some details and leave 
them to the reader. 
Recall that a n?-LOGTIME ATM is a log-time ATM that reads at most c input 
bits along each computation path, makes at most k alternations, and must begin with 
A states. 
Theorem 6.1. Let c, k 2 1 be arbitrary integers. A language L E (0, 1 }* is accepted 
by a IIF-LOGTIME ATM M tf and only tf L is accepted by a Un-untform IIkpo’y3c- 
family F = {c(~ ( n 2 1) of circuits. 
Proof. The direction (=F) is proved exactly as that of Lemma 4.2: since each com- 
putation path of M reads at most c input bits, the constructed circuit u,, has all its 
gates at the input level of fan-in bounded by c. Moreover, since the circuit family F 
is U~uniform, by the definition, F is also Uo-uniform. 
Direction (+) can also be similarly proved as Lemma 4.1. Since the gates at the 
input level of the circuit ~1, have fan-in bounded by the constant c, when the machine 
M is evaluating a gate g at the input level of CC,, M can find all inputs gi, . . . , g: 
of g by guessing c 3-tuples (n, g, g{), . . . , (n, g, g:) and checking them in deterministic 
O(logn) time. 0 
Theorem 6.1 gives a uniform version of a theorem by Boppana and Sipser [4]. 
Corollary 6.2. For any integer k> 1, a language L E (0, 1)’ is accepted by a log- 
time ATM under Sipser’s model that always begins with A states if and only tf L is 
accepted by a Un-untform IIkpo’ySc -family of circuits for some integer 122 1. 
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Recall that a ZZF-LOGTIME ATM is a log-time ATM M that makes at most k 
alternations and must begin with A states such that each computation path of M can 
read at most one input bit and the reading must be performed at the end of the path. 
Corollary 6.3. For any integer k 2 1, a language L E (0, l}* is accepted by a IIf- 
LOGTIME ATM if and only lf L is accepted by a Uo-uniform Il~‘y-family of 
circuits. 
Proof. The direction (+) follows directly from Theorem 6.1, since a nf-LOGTIME 
ATM is also a Ii’p’ -LOGTIME ATM and a Uo-uniform fl~‘y”-family of circuits can 
be easily converted into a Uo-uniform ZIr’Y-family of circuits. 
The direction (+=) follows from Theorems 6.1 and 3.1 since a simple II:’ -LOGTIME 
ATM is actually a Df-LOGTIME ATM. 0 
Note that Corollary 6.3 gives a precise characterization by log-time ATM for uniform 
family of circuits of depth k. 
7. Applications 
We have discussed four different input read-modes based on log-time ATMs, from the 
most restricted read-mode W to the entirely unrestricted read-mode %. For each read- 
mode and for each integer k 2 1, we have presented a precise circuit characterization for 
log-time ATMs of k alternations. Note that our Theorems 4.3, 5.3, Corollaries 6.2 and 
6.3 are refinements of Ruzzo’s circuit characterizations of alternating Turing machines 
[21], as well as of a theorem by Buss et al. [7], who showed the equivalence of log- 
time ATMs of constant alternations and uniform families of circuits of constant depth. 
In this concluding section, we give a few applications and remarks. 
7.1. The differences of the read-modes 
The following picture describes the relationships among the four input read-modes 
we have studied. 
Ruzzo’s mode (read-mode 9t?) [21] 
C Sipser’s mode (read-mode 9’4pc) [22] 
2 Aggarwal et al. mode (read-mode 99’,) [2] 
C Chandra et al. mode (read-mode %) [l l] . 
The circuit characterizations of the log-time ATMs under different input read-modes 
indicate clearly the differences in power of the four input read-modes. A formal proof of 
these differences seems possible. For this, let ZIf (resp. nf, n?, n>) be the class 
of languages accepted by Hf-LOGTIME ATMs (resp. ZIF-, n?-, ZIP-LOGTIME 
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ATMs). It is interesting that some problems of practical importance distinguish the 
read-modes. Consider the following problem. 
Element- Uniqueness (EU). Given n numbers of length [log n1 , decide if all of them 
are distinct. 
The problem EU is important in deriving lower bounds in computational geometry 
POI. 
Theorem 7.1. The problem EU is in the class I7p but not in the class I7p for any 
integer c 2 1. 
Proof. A IZF-LOGTIME ATM M will guess two different numbers in the input, read 
them, and accept if and only if the two read numbers are distinct. 
Suppose that the problem EU is also accepted by a IZF-LOGTIME ATM M’ for 
some integer c> 1. Let x = {xt,xz, . . . , x,,} be a list of n numbers that are all distinct 
except that xi = x2 and that all numbers x3,. . . ,x, differ from xi = x2 by at least 
two bits. Thus, M’ should reject the input x. Let p be a computation path of M’ that 
rejects x. Since p reads at most c input bits, at least one bit of x2 is not read by p. 
Thus, if we change the value of this bit, the resulting list x’ has n distinct numbers 
(remember that x3, . . . , x, differ from xi by at least two bits). Thus, the list x’ should 
be a YES-instance of the problem EU. However, since the computation path p does 
not read the changed bit, it would again reject. Consequently, the machine M’ would 
reject x’ incorrectly. 0 
We can apply the above technique to show that 
n~=ny’cnyzcny3c...cn~lcn~c...cn~, 
where C means “proper subset”. We conjecture that for all integers k 3 1, we have 
n~=n~lcn~cn~c...cn~lcn~c...cn~. 
The techniques developed recently in deriving lower bounds for small depth circuits 
[4, 15, l&22,24] should be useful to proving these separations. 
Remark 7.1. Recently, Cai and H&tad [25] proved that rcf c np c 71: for all integers 
k>l and ~22. 
7.2. The LOGTIME hierarchy 
The LOGTIME hierarchy has been defined to be the classes of languages accepted 
by log-time ATMs of constant alternations [5,7,22]. It is easy to see that the LOG- 
TIME hierarchy is invariant under different input read-modes [7]. However, the defi- 
nition of each level of the LOGTIME hierarchy does depend on the input read-mode, 
as we have seen that the class n? is a proper subclass of the class lly. In this sub- 
section, we study the LOGTIME hierarchy based on the standard alternation Turing 
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machine model introduced by Chandra et al. [l l] and give two applications of our 
Theorem 4.3. 
Formally, the LOGTIME hierarchy is defined to be the union of the following 
classes: 
rr~,n;~ )...) n; )... ) 
where the class IIF is called the kth level of the LOGTIME hierarchy. 
Sipser [22] has shown that the LOGTIME hierarchy based on Sipser’s model does 
not collapse (see also [ 161). With our circuit characterization, this result can be ex- 
tended to the LOGTIME hierarchy based on the standard model. 
Theorem 7.2. 
I7Y c I7F c . . . c Izr c . . , 
where c means “proper subset”. 
Proof. By Hastad [16, Theorem 6.71, for any integer k > 1, there is a language L 
that is accepted by a Uo-uniform @“‘Y-family of circuits but not by any IIkpo!:90(‘0g”)- 
family of circuits. Note that any Uo-uniform Ilk P”‘Y-family of circuits is also a I$- 
uniform Ii’p$-family of circuits, and that any UI;-uniform nk p”‘y-family of circuits is a 
IZ~>~“(“‘g”)-family of circuits. By Theorem 4.3, the language L is in IIf - II:__, . 0 
The circuit characterizations are also useful in deriving natural complete languages 
for the levels of the LOGTIME hierarchy. 
A Boolean sentence s is a II:-sentence (resp. ,X:-sentence) if it is a product (resp. 
sum) of 2h Boolean constants. Inductively, for k > 1, a Boolean sentence s is a nt- 
sentence (resp. Ci-sentence) if it is a product of 2h Ca_,-sentences (resp. a sum of 2h 
II-1 -sentences). A Boolean sentence s is a depth-k Boolean sentence if it is a I$- 
sentence for some integer h. The depth-k Boolean sentences defined here are essentially 
the same as the functions Fl* introduced by Sipser [22]. 
The Depth-k Boolean Sentence Value Problem (k-BSVP) is to determine the truth 
value of a depth-k Boolean sentence. 
To study the completeness of k-BSVP in IIF, we use the following log-time reduc- 
tion introduced by Buss [5]. By convention, a Turing machine M is said to compute 
a function f if the predicate 
Af(c, i,x) def the ith symbol of f(x) is c 
is recognized by M. 
A language L is complete in I7: under the log-time reduction if L is in IIT, and 
for any language L’ in IIF there is a log-time deterministic Turing machine M (of 
read-mode %!) that computes a function f such that x E L’ if and only if f(x) E L. 
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Theorem 7.3. For all k > 1, the k-BSVP problem is complete under log-time reduc- 
tion for the class IIF. 
Proof. To show that A-BSVP is in I7:, we construct a ZYZF-LOGTIME ATM A4 as 
follows. M first universally checks if the given input x is a depth-k Boolean sentence. 
Since a depth-k Boolean sentence has a very regular form, this can be done by M 
without making any alternations. Then M simply simulates the computation of the 
Boolean sentence x. In the last phase, each path of M simply reads a single input 
bit and accepts if and only if the bit is 1. Note that since the read-mode of the last 
phase of each computation path of M is 9, by Theorem 3.1, the machine M can be 
constructed as a flf-LOGTIME ATM. 
To show that every language L’ in UT can be reduced to k-BSVP, we may assume 
that the language L’ is accepted by a fl:-LOGTIME ATM M’, such that for each 
input length n, each phase of M’ branches into exactly 2@) computation paths for 
some function h(n) = O(logn). For each given input x of length n, the A-V tree 
of M’ is in fact a ni(“) -sentence s(x) with the accepting leaves replaced by 1 and 
the rejecting leaves replaced by 0. To show that the function s(x) is computed by 
a log-time deterministic Turing machine D, consider a given tuple (c, i,x). Note that 
the ith bit of s(x) specifies a unique computation path pi of M’ on x. Therefore, the 
log-time deterministic Turing machine D can simulate the computation path pi of M’ 
and decide the corresponding bit value of s(x). 0 
Let ALOGTIME be the class of languages accepted by (unrestricted) log-time ATMs. 
Buss [5] (see also [6,7]) has shown that the general Boolean sentence ualue problem 
is complete for the class ALOGTIME under log-time reduction. Furthermore, Buss 
has demonstrated that a more restricted problem, the balanced Boolean sentence value 
problem, is also complete for the class ALOGTIME under log-time reduction. Since 
each balanced Boolean sentence has depth O(logn) (where n is the length of the 
sentence) and an (unrestricted) log-time ATM can make up to O(logn) alternations, 
Theorem 7.3 is actually a refinement of Buss’ result. 
Each level of the LOGTIME hierarchy does not seem to be closed under the log- 
time reduction. Buss [5] has observed that if L is in the class $ and L’ is log-time 
reduced to L, then L’ is in the class IZr+,,,. We say that a language L is complete for 
IZF under log-time reduction in strong sense if L is complete for ZIF under log-time 
reduction and every language log-time reducible to L is in the class ZIF. 
Theorem 7.4. The k-BSVP problem is complete for the class IIF under log-time 
reduction in strong sense. 
Proof. By the proof of Theorem 7.3, the k-BSVP problem can be accepted by a 
ZIf-LOGTIME ATM M. Thus, each computation path of M reads at most one input 
bit. Now suppose that a language L is log-time reduced to A-BSVP by a log-time 
deterministic Turing machine D. 
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We construct a Ii’:-LOGTIME ATM M’ to accept the language L. Given an input 
x, the machine M’ simulates the I7?-LOGTIME ATM M step by step. At the end of 
a computation path p when M is about to read the ith input bit (this is the only input 
bit read by p), the machine M’ starts simulating the log-time deterministic Turing 
machine D on inputs (c, i,x), where c = 0, 1, to determine the value of the ith bit of 
the input of M. The machine M’ accepts if and only if A4 accepts. It is easy to see 
that n/r’ is a IIF-LOGTIME ATM and accepts the language L. 0 
7.3. An application in computational optimization 
Finally, we briefly describe an application of the circuit characterization of a log-time 
ATM with a head relocation tape in the study of computational optimization problems. 
For detailed discussions of this direction, the reader is referred to [8-lo]. 
The study of fixed parameter tractability was initialized recently in [ 1, 141, with 
the aim of refining the class of NP-hard optimization problems and of solving NP-hard 
optimization problems in practice. It has been observed that many NP-hard optimization 
problems can be parameterized, while their time complexity behaves very differently 
with respect to the parameter [14]. For example, with a fixed parameter q, the problem 
Vertex-Cover (given a graph G, does G have a vertex cover of size q?) can be solved 
in time O(nC), where c is a constant independent of q, while the problem Dominating- 
Set (given a graph G, does G have a dominating set of size q?) has the contrasting 
situation where essentially no better algorithm is known than the “trivial” one which just 
exhaustively tries all possible solutions. For each fixed q, Dominating-Set is solvable 
in this way in time O(nq+’ ). 
Downey and Fellows [14] have introduced a new framework to discuss the fixed- 
parameter tractability of NP-hard problems. A hierarchy, called the W-hierarchy, has 
been established to classify the fixed-parameter intractability of NP-hard optimization 
problems. At the bottom of the W-hierarchy (the zeroth level) is the class of NP- 
hard problems whose parameterized version can be solved in time O(nC), where c is 
a constant independent of the parameter q. VertexCover problem, for example, is in 
the bottom level of the W-hierarchy. Independent-Set, Clique, and many others are in 
the first level of the W-hierarchy; and in the second level, there are Dominating-Set, 
Zero-One Integer-Programming, and many others. A fundamental question is whether 
the w-hierarchy collapses. We show that there is a nice relation between this question 
and the computational power of log-time ATMs with a head relocation tape. 
The power of the log-time ATMs with a head relocation tape that make at most k 
alternations is strictly weaker than that of polynomial-time deterministic Turing ma- 
chines [ 15,241. Now suppose we enhance the power of this kind of log-time ATMs 
by giving them the extra ability of guessing a string of length larger than O(logn) 
(note that a polynomial-time deterministic Turing machine is presumedly not able to 
guess a string of length larger than O(logn)). Then what is the relationship between 
this new model and the polynomial-time deterministic Turing machines? Surprisingly, 
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the question is closely related to fixed-parameter tractability of some famous NP-hard 
optimization problems. 
More formally, let GC(s(n),Uf) be the class of languages that is accepted by a 
np-LOGTIME ATM for some constant c > 1 that is enhanced with the extra ability 
of guessing a string of length s(n) (for a more detailed definition, see [S]). Then we 
have 
Theorem 7.5 (Cai and Chen [9]). For any integer k > 1, the kth level of the W- 
hierarchy collapses to the zeroth level if and only if GC(s(n),Uf) 2 P for some 
function s(n) = o(logn). 
Corollary 7.6 (Cai and Chen [9]). Dominating Set and Zero-One Znteger-Pro- 
gramming are fixed parameter tractable if and only if GC(s(n), ZI,“) C P for some 
function s(n) = o(logn). 
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